Article | REF: H8270 V1

Power management techniques in system on chips

Authors: Michel AUGUIN, François VERDIER, Hend AFFES

Publication date: July 10, 2016

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


Français

3. Integration of these techniques into hardware/software architectures

To illustrate the use of some of the techniques described, we take the example of the OMAP TM 4470 circuit from Texas Instruments, part of the OMAP4 family. This is a highly structured architecture designed to control and optimize power and energy consumption for mobile applications requiring a significant level of performance. This architecture contains processing, storage and communication units adapted to the functionalities/applications potentially integrated into this type of equipment. It also contains numerous mechanisms for reducing power and energy consumption. OMAP4 was developed using 45nm technology, and includes the following...

You do not have access to this resource.

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


The Ultimate Scientific and Technical Reference

A Comprehensive Knowledge Base, with over 1,200 authors and 100 scientific advisors
+ More than 10,000 articles and 1,000 how-to sheets, over 800 new or updated articles every year
From design to prototyping, right through to industrialization, the reference for securing the development of your industrial projects

This article is included in

Software technologies and System architectures

This offer includes:

Knowledge Base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

Practical Path

Operational and didactic, to guarantee the acquisition of transversal skills

Doc & Quiz

Interactive articles with quizzes, for constructive reading

Subscribe now!

Ongoing reading
Integration of these techniques into hardware/software architectures