![](/assets/images/picto-drapeau-france-3a76576a5d60a512053b4612ab58dae5.png)
2. Multi-pipelines in scalar processors
For the single-cycle computation instructions of scalar processors, the operation box (UAL) is available at every clock cycle, as it uses only one cycle per operation for an instruction on integer data. On the other hand, there are no data dependencies, thanks to short-circuiting techniques that allow the output of the UAL to be fed back to one of its inputs.
Problems exist for load instructions and sequence-breaking instructions (jumps and branches). For the simple pipeline (figure 3 ), solutions exist to limit their impact. Compilers can mask the latency of load instructions. A debatable solution (delayed branching) and a good solution (branch address caches) can limit the impact of control instructions on performance (see
Exclusive to subscribers. 97% yet to be discovered!
You do not have access to this resource.
Click here to request your free trial access!
Already subscribed? Log in!
![](/assets/images/logo-eti-286623ed91fa802ce039246e516e5852.png)
The Ultimate Scientific and Technical Reference
This article is included in
Software technologies and System architectures
This offer includes:
Knowledge Base
Updated and enriched with articles validated by our scientific committees
Services
A set of exclusive tools to complement the resources
Practical Path
Operational and didactic, to guarantee the acquisition of transversal skills
Doc & Quiz
Interactive articles with quizzes, for constructive reading
Multi-pipelines in scalar processors
Bibliography
Websites
Exclusive to subscribers. 97% yet to be discovered!
You do not have access to this resource.
Click here to request your free trial access!
Already subscribed? Log in!
![](/assets/images/logo-eti-286623ed91fa802ce039246e516e5852.png)
The Ultimate Scientific and Technical Reference