Article | REF: H1002 V1

Memory hierarchy: caches

Authors: Daniel ETIEMBLE, François ANCEAU

Publication date: August 10, 2012, Review date: March 8, 2022

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


Français

4. Techniques to limit the impact of caches

4.1 Preloading

One way of limiting the impact of caches on performance is to avoid cache misses by causing the necessary cache lines to be preloaded before executing the instruction that would cause the cache miss. This preloading can be done in hardware or by executing preloading instructions in software.

SCROLL TO TOP

4.1.1 Material preloading

Loading instruction or data lines into the respective caches in advance poses a number of problems:

  • which line should...

You do not have access to this resource.

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


The Ultimate Scientific and Technical Reference

A Comprehensive Knowledge Base, with over 1,200 authors and 100 scientific advisors
+ More than 10,000 articles and 1,000 how-to sheets, over 800 new or updated articles every year
From design to prototyping, right through to industrialization, the reference for securing the development of your industrial projects

This article is included in

Software technologies and System architectures

This offer includes:

Knowledge Base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

Practical Path

Operational and didactic, to guarantee the acquisition of transversal skills

Doc & Quiz

Interactive articles with quizzes, for constructive reading

Subscribe now!

Ongoing reading
Techniques to limit the impact of caches