1. Home
  2. IT
  3. Software technologies and System architectures
  4. Memory hierarchy: caches

  5. Symmetrical multiprocessor caches

Article | REF: H1002 V1

Memory hierarchy: caches

Authors: Daniel ETIEMBLE, François ANCEAU

Publication date: August 10, 2012, Review date: March 8, 2022

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!

Français

3. Symmetrical multiprocessor caches

SMP symmetrical multiprocessors are parallel architectures with several processors, each with its own cache hierarchy, and a logically shared main memory, i.e. the same address space is visible to all processors. This logically shared memory can be physically shared (a single main memory) or physically distributed (each processor has its own local memory, but a single address space).

Illustration of the coherence problem
You do not have access to this resource.

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!

The Ultimate Scientific and Technical Reference

A Comprehensive Knowledge Base, with over 1,200 authors and 100 scientific advisors
+ More than 10,000 articles and 1,000 how-to sheets, over 800 new or updated articles every year
From design to prototyping, right through to industrialization, the reference for securing the development of your industrial projects

This article is included in

Software technologies and System architectures

This offer includes:

Knowledge Base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

Practical Path

Operational and didactic, to guarantee the acquisition of transversal skills

Doc & Quiz

Interactive articles with quizzes, for constructive reading

Subscribe now!

Ongoing reading
Symmetrical multiprocessor caches
Outline