Article | REF: H1201 V1

Risc-V: an open source instruction set

Author: Daniel ETIEMBLE

Publication date: May 10, 2020, Review date: January 5, 2021

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


Français

4. Standard extensions

A number of standard extensions have been defined

4.1 Extension M: multiplication and division over integers

The RV32M version defines multiplication and division instructions operating on 32-bit integer registers and providing a 32-bit result:

  • four multiplication instructions: mul outputs the 32 least significant bits. The other three deliver the 32 most significant bits (mulh with signed data, mulhu with unsigned data and mulhsu with signed and unsigned data);

  • four 32-bit by 32-bit division instructions: div and divu for signed and unsigned data, rem and remu for signed and unsigned remainders.

RV64M extends the operations of RV32M to 64 bits...

You do not have access to this resource.

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


The Ultimate Scientific and Technical Reference

A Comprehensive Knowledge Base, with over 1,200 authors and 100 scientific advisors
+ More than 10,000 articles and 1,000 how-to sheets, over 800 new or updated articles every year
From design to prototyping, right through to industrialization, the reference for securing the development of your industrial projects

This article is included in

Software technologies and System architectures

This offer includes:

Knowledge Base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

Practical Path

Operational and didactic, to guarantee the acquisition of transversal skills

Doc & Quiz

Interactive articles with quizzes, for constructive reading

Subscribe now!

Ongoing reading
Standard extensions