Article | REF: H1088 V2

Introduction to parallelism and parallel architectures

Authors: Franck CAPPELLO, Daniel ETIEMBLE

Publication date: August 10, 2017 | Lire en français

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!

Automatically translated using artificial intelligence technology (Note that only the original version is binding) > find out more.

A | A

4. Parallelism in monoprocessors

Monoprocessors use parallelism compatible with sequential programming, i.e. the instruction execution flow is strictly sequential. This parallelism is called "instruction parallelism", as it corresponds to sequential program instructions that can be executed in parallel, without data, control or resource dependencies.

The execution time of a program is given by the following equation:

T_{e x} = N I * C P I * T_{c} = \frac{N I}{I P C * F}

...

You do not have access to this resource.

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!

The Ultimate Scientific and Technical Reference

A Comprehensive Knowledge Base, with over 1,200 authors and 100 scientific advisors

+ More than 10,000 articles and 1,000 how-to sheets, over 800 new or updated articles every year

From design to prototyping, right through to industrialization, the reference for securing the development of your industrial projects

This article is included in

Software technologies and System architectures

This offer includes:

Knowledge Base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

Practical Path

Operational and didactic, to guarantee the acquisition of transversal skills

Doc & Quiz

Interactive articles with quizzes, for constructive reading

Subscribe now!

Ongoing reading
Parallelism in monoprocessors

Previous
page Sources of parallelism and fundamental operations

Classification of parallel architectures

Bibliography

(1) - KOBAYASHI (H.) - Feasibility Study of a Future HPC System for Memory-Intensive Applications : Final Report. - Proceedings of the joint Workshop on Sustained Simulation Performance, University of Stuttgart (HLRS) and Tohoku University, pp 3-16 (2014).
(2)...