Article | REF: H1205 V1

Computing in/near memory

Author: Daniel ETIEMBLE

Publication date: January 10, 2024

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


Français

4. Calculation near SRAM memory blocks

We present the Untether AI Bocqueria architecture, a gas pedal for neural network inference. This architecture can be considered in relation to a number of manycore architectures organized as a 2D network of computational blocks.

4.1 Manycore processors

A number of processors with a large number of cores use a 2D interconnection network (see [H 1 014] ).

The Xeon Phi Knight Landing (KNL) architecture was organized as a 2D grid of 36 computing units (figure...

You do not have access to this resource.

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


The Ultimate Scientific and Technical Reference

A Comprehensive Knowledge Base, with over 1,200 authors and 100 scientific advisors
+ More than 10,000 articles and 1,000 how-to sheets, over 800 new or updated articles every year
From design to prototyping, right through to industrialization, the reference for securing the development of your industrial projects

This article is included in

Software technologies and System architectures

This offer includes:

Knowledge Base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

Practical Path

Operational and didactic, to guarantee the acquisition of transversal skills

Doc & Quiz

Interactive articles with quizzes, for constructive reading

Subscribe now!

Ongoing reading
Calculation near SRAM memory blocks