Article | REF: E2430 V1

MOS transistor and its manufacturing technology

Author: Thomas SKOTNICKI

Publication date: February 10, 2000

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


5. MOS transistor development outlook

For over 30 years, the miniaturization of the MOS transistor has been guided by a very simple set of "downscaling rules" proposed by Dennard (1967), based on the fundamental observation that the transistor's dimensions can be reduced without compromising its electrical characteristics.

More precisely, these rules provide for the preservation of what is today called the electrostatic integrity of the transistor (this is primarily, the preservation of internal electrostatic fields and thus the maintenance of control over small-dimensional effects) when a reduction in all device dimensions (L, W, T ox , x J ) by a factor k is accompanied by a reduction in supply voltage and an increase in dopant concentration in the channel by the same factor...

You do not have access to this resource.

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


The Ultimate Scientific and Technical Reference

A Comprehensive Knowledge Base, with over 1,200 authors and 100 scientific advisors
+ More than 10,000 articles and 1,000 how-to sheets, over 800 new or updated articles every year
From design to prototyping, right through to industrialization, the reference for securing the development of your industrial projects

This article is included in

Electronics

This offer includes:

Knowledge Base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

Practical Path

Operational and didactic, to guarantee the acquisition of transversal skills

Doc & Quiz

Interactive articles with quizzes, for constructive reading

Subscribe now!

Ongoing reading
MOS transistor development outlook