Article | REF: IN408 V1

Two-order IIR NGD circuit design on STM32 microcontroller

Authors: Blaise RAVELO, Mathieu GUÉRIN, Wenceslas RAHAJANDRAIBE, Lala RAJAOARISOA

Publication date: June 10, 2023

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


Français

3. Design methodology for digital negative-time circuits

At present, because of these extraordinary and inherently counter-intuitive properties, NTC design engineering is still unfamiliar to electronics engineers. To make it familiar to non-specialists, it's important to develop a design methodology. The following paragraphs describe the various steps required to successfully design digital NTCs with RII.

3.1 Definitions of PB negative time specifications

Like all electronic circuits, such as filters [E 3 160]

You do not have access to this resource.

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


The Ultimate Scientific and Technical Reference

A Comprehensive Knowledge Base, with over 1,200 authors and 100 scientific advisors
+ More than 10,000 articles and 1,000 how-to sheets, over 800 new or updated articles every year
From design to prototyping, right through to industrialization, the reference for securing the development of your industrial projects

This article is included in

Electronics

This offer includes:

Knowledge Base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

Practical Path

Operational and didactic, to guarantee the acquisition of transversal skills

Doc & Quiz

Interactive articles with quizzes, for constructive reading

Subscribe now!

Ongoing reading
Design methodology for digital negative-time circuits
Outline