Article | REF: H1200 V1

SIMD instruction sets

Authors: Daniel ETIEMBLE, Lionel LACASSAGNE

Publication date: February 10, 2015

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


Français

2. Features of classic SIMD extensions

2.1 SIMD registers

Defining SIMD instructions on the 32-bit registers of 32-bit processors or the 64-bit registers of 64-bit processors was of limited interest, since it would have been of no real interest for floating-point computing and would have been limited to computing on bytes and 16-bit words for integers. With the exception of the aforementioned MMX extension of IA-32 with 64-bit registers, SIMD extensions took off with special 128-bit registers (SSE and Altivec series), then later with 256-bit registers.

Table 1 shows the number of SIMD registers and their sizes for the various versions of...

You do not have access to this resource.

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource.
Click here to request your free trial access!

Already subscribed? Log in!


The Ultimate Scientific and Technical Reference

A Comprehensive Knowledge Base, with over 1,200 authors and 100 scientific advisors
+ More than 10,000 articles and 1,000 how-to sheets, over 800 new or updated articles every year
From design to prototyping, right through to industrialization, the reference for securing the development of your industrial projects

This article is included in

Software technologies and System architectures

This offer includes:

Knowledge Base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

Practical Path

Operational and didactic, to guarantee the acquisition of transversal skills

Doc & Quiz

Interactive articles with quizzes, for constructive reading

Subscribe now!

Ongoing reading
Features of classic SIMD extensions