![](/assets/images/picto-drapeau-france-3a76576a5d60a512053b4612ab58dae5.png)
5. Co-design methodologies
5.1 General
5.1.1 Design abstraction levels
When co-designing a system-on-a-chip, the time and accuracy required to evaluate different scenarios largely depend on the level of abstraction considered. For example, an evaluation at transaction level (TLM) is significantly faster than one at register transfer level (RTL). This is due to the reduced level of architectural detail considered in TLM compared to RTL. On the other hand, RTL offers greater precision in terms of the reasoning that the designer has to apply. In...
Exclusive to subscribers. 97% yet to be discovered!
You do not have access to this resource.
Click here to request your free trial access!
Already subscribed? Log in!
![](/assets/images/logo-eti-286623ed91fa802ce039246e516e5852.png)
The Ultimate Scientific and Technical Reference
This article is included in
Software technologies and System architectures
This offer includes:
Knowledge Base
Updated and enriched with articles validated by our scientific committees
Services
A set of exclusive tools to complement the resources
Practical Path
Operational and didactic, to guarantee the acquisition of transversal skills
Doc & Quiz
Interactive articles with quizzes, for constructive reading
Co-design methodologies
Bibliography
Websites
SynDEx
SysML
UML
Simulink
Exclusive to subscribers. 97% yet to be discovered!
You do not have access to this resource.
Click here to request your free trial access!
Already subscribed? Log in!
![](/assets/images/logo-eti-286623ed91fa802ce039246e516e5852.png)
The Ultimate Scientific and Technical Reference